晶片排阻

Chip Resistor Arrays

Bourns 提供多種標準阻值和常用尺寸的晶片排阻。這些晶片排阻提供設計者在效能、空間的節省,以及低成本各種現有的彈性。除了標準隔離及匯流排設定之外,數種高速終端晶片排阻用於 FPGAs,無論是 LVDS 或 LVPCL I/O 標準均可使用。

典型的應用包含:玩具、行動電話,以及消費性產品。

請連結標準值表(E Table)參考

Series CAT25-J
資料表 CAT25-J
產品圖片 CAT-103main
阻值範圍 10 ohms to 1 megohm
允許公差 ±5 %
溫度係數 ±200 ppm/°C
單顆電阻功率 0.062 W
相關文件 CAT25-J
工程文件 Downloads
Please take a quick survey
網路調查  
Opt out

Bourns Web Survey

Please answer as many questions as you can with 1 being unfavorable and 5 most favorable.
How easy was it to find what you were looking for on our website?
How satisfied are you with the content?
Did it take you more or less time than you expected to find what you were looking for?
How likely is it that you will recommend our website to a friend or colleague?
 
(Please include your email address if you have any questions.)